• sales

    +86-0755-88291180

5.83inch e-Paper HAT (B)

Introduction


Note: The raw panel require a driver board, If you are the first time use this e-Paper, we recommend you to buy the HAT version or buy more one driver hat for easy use, otherwise you need to make the driver board yourself. And this instruction is based on the version with PCB or driver board.

600x448, 5.83inch E-Ink display HAT for Raspberry Pi, SPI interface, B/W/R three-color


Interfaces


VCC3.3V
GNDGND
DINSPI MOSI
CLKSPI SCK
CSSPI chip select (Low active)
DCData/Command control pin (High for data, and low for command)
RSTExternal reset pin (Low for reset)
BUSYBusy state output pin (Low for busy)


Working principle


Introduction


This product is an E-paper device adopting the image display technology of Microencapsulated Electrophoretic Display, MED. The initial approach is to create tiny spheres, in which the charged color pigments are suspending in the transparent oil and would move depending on the electronic charge. The E-paper screen display patterns by reflecting the ambient light, so it has no background light requirement. Under sunshine, the E-paper screen still has high visibility with a wide viewing angle of 180 degree. It is the ideal choice for E-reading.


Communication protocol




Note: Different from the traditional SPI protocol, the data line from the slave to the master is hidden since the device only has display requirement.

  • CS is slave chip select, when CS is low, the chip is enabled.
  • DC is data/command control pin, when DC = 0, write command, when DC = 1, write data.
  • SCLK is the SPI communication clock.
  • SDIN is the data line from the master to the slave in SPI communication.

SPI communication has data transfer timing, which is combined by CPHA and CPOL.

  1. CPOL determines the level of the serial synchronous clock at idle state. When CPOL = 0, the level is Low. However, CPOL has little effect to the transmission.
  2. CPHA determines whether data is collected at the first clock edge or at the second clock edge of serial synchronous clock; when CPHL = 0, data is collected at the first clock edge.
  • There are 4 SPI communication modes. SPI0 is commonly used, in which CPHL = 0, CPOL = 0.

As you can see from the figure above, data transmission starts at the first falling edge of SCLK, and 8 bits of data are transferred in one clock cycle. In here, SPI0 is in used, and data is transferred by bits, MSB first.


TAG: Raspberry Pi Pico 1024×600 Raspberry Pi UPS Raspberry Pi 5 PCIe TO Gigabit RJ45 ETH Adapter Board (C) Driver-Free RTL8111H For Pi5 TTL To CAN Image-Modulation-Tutorial User Guide Digital Photo Frames Industrial USB TO RS232/485 (C) UART FT232RNL 2m For 3.3V / 5V For Switchable RS232/RS485 Raspberry Pi Real time clock 2.8inch Capacitive TouchScreen LCD Display ST7789 CST328 240x320 For Arduino/Raspberry Pi/ESP32/Pico Raspberry Pi IR Thermal Imagi Raspberry Pi UGV Rover ROS2 PT AI OpenCV Robot Car MediaPipe Raspberry Pi 5 PCIe to 4-CH PCIe FFC HAT Board Pi5 4 Channels Raspberry Pi 5 Official Original PCIe to M.2 NVMe SSD Raspberry Pi M.2 HAT+ Board For Pi5 Raspberry Pi 4B/5 Industrial UART 2CH RS485 RS232 CAN FD HAT With Case For Installation of guide rails and hanging Jetson Nano Module 5inch ESP32-S3 1.28inch Round LCD Display Screen Module Development Board GC9A01A QMI8658A With Case RS485 Bus AI Board Raspberry pi Pico development board RP2040 Core A Based On Official RP2040 Dual Core Processor