• sales

    +86-0755-88291180

1.54inch e-Paper Module

The 1.54inch e-Paper is updated to 1.54inch e-Paper V2 version. Codes of the two version are not compatible with each other. Except for the controller and codes, the new V2 version is exactly the same as the old one. If you are users of the old version, you need to update your codes as well for your new order.


Interfaces


VCC3.3V
GNDGND
DINSPI MOSI
CLKSPI SCK
CSSPI chip select (Low active)
DCData/Command control pin (High for data, and low for command)
RSTExternal reset pin (Low for reset)
BUSYBusy state output pin (Low for busy)


Working principle


This product is an E-paper device adopting the image display technology of Microencapsulated Electrophoretic Display, MED. The initial approach is to create tiny spheres, in which the charged color pigments are suspending in the transparent oil and would move depending on the electronic charge. The E-paper screen display patterns by reflecting the ambient light, so it has no background light requirement. Under sunshine, the E-paper screen still has high visibility with a wide viewing angle of 180 degrees. It is the ideal choice for E-reading.


Communication protocol




Note: Different from the traditional SPI protocol, the data line from the slave to the master is hidden since the device only has a display requirement.

  • CS is slave chip select, when CS is low, the chip is enabled.
  • DC is data/command control pin, when DC = 0, write command, when DC = 1, write data.
  • SCLK is the SPI communication clock.
  • SDIN is the data line from the master to the slave in SPI communication.

SPI communication has data transfer timing, which is combined by CPHA and CPOL.

  1. CPOL determines the level of the serial synchronous clock at idle state. When CPOL = 0, the level is Low. However, CPOL has little effect to the transmission.
  2. CPHA determines whether data is collected at the first clock edge or at the second clock edge of serial synchronous clock; when CPHL = 0, data is collected at the first clock edge.
  • There are 4 SPI communication modes. SPI0 is commonly used, in which CPHL = 0, CPOL = 0.

As you can see from the figure above, data transmission starts at the first falling edge of SCLK, and 8 bits of data are transferred in one clock cycle. In here, SPI0 is in used, and data is transferred by bits, MSB first.

TAG: ESP32-P4 Module Core Board PSRAM 32MB Flash 16MB N16R32 Onboard ESP32-C6 ESP32-S3FH4R2 Computer GPUCPU Monitor Screen Raspberry Pi 11 inch HDMI LCD Captive TouchScreen Display 11inch 1920x1200 For Jetson Series/Computer PC Pi5 Double 2280 ESP32-P4-WIFI6 5inch LCD Display AI Development Board 720×1280 5 inch TouchScreen Deepseek Raspberry Pi Camera Module 3 Sensor Assembly IMX708 Official Original 11.9MP Camera Raspberry Pi 5 RTC charge configuration GC9107 ESP32 S3 LCD 1.3 inch Holographic Display Screen 1.3inch 3D Transparent Refractive Prism Mini TV For Arduino Mobile Robot ESP32-C5 Mini Development Board based on ESP32-C5-HF4 dual-core processor Raspberry Pi 6.25 inch DSI Display MIPI LCD (B) Capacitive TouchScreen 720x1560 Modbus RTU ESP32-S3 GC9A01A Raspberry Pi 5 UART Integrated capacitive fingerprint module Cortex core UART serial port High-precision fingerprint recognition E-Paper Font Tutorial Jetson Nano PWM Fan NVIDIA Jetson