• sales

    +86-0755-88291180

4.2inch e-Paper

Introduction


Note:
 The raw panel require a driver board, If you are the first time use this e-Paper, we recommend you to buy the HAT version or buy more one driver hat for easy use, otherwise you need to make the driver board yourself. And this instruction is based on the version with PCB or driver board.

400x300, 4.2inch E-Ink display module, SPI interface


Interfaces


VCC3.3V
GNDGND
DINSPI MOSI
CLKSPI SCK
CSSPI chip select (Low active)
DCData/Command control pin (High for data, and low for command)
RSTExternal reset pin (Low for reset)
BUSYBusy state output pin (Low for busy)


Working principle


Introduction


This product is an E-paper device adopting the image display technology of Microencapsulated Electrophoretic Display, MED. The initial approach is to create tiny spheres, in which the charged color pigments are suspending in the transparent oil and would move depending on the electronic charge. The E-paper screen display patterns by reflecting the ambient light, so it has no background light requirement. Under sunshine, the E-paper screen still has high visibility with a wide viewing angle of 180 degree. It is the ideal choice for E-reading.


Communication protocol




Note: Different from the traditional SPI protocol, the data line from the slave to the master is hidden since the device only has display requirement.

  • CS is slave chip select, when CS is low, the chip is enabled.
  • DC is data/command control pin, when DC = 0, write command, when DC = 1, write data.
  • SCLK is the SPI communication clock.
  • SDIN is the data line from the master to the slave in SPI communication.

SPI communication has data transfer timing, which is combined by CPHA and CPOL.

  1. CPOL determines the level of the serial synchronous clock at idle state. When CPOL = 0, the level is Low. However, CPOL has little effect to the transmission.
  2. CPHA determines whether data is collected at the first clock edge or at the second clock edge of serial synchronous clock; when CPHL = 0, data is collected at the first clock edge.
  • There are 4 SPI communication modes. SPI0 is commonly used, in which CPHL = 0, CPOL = 0.

As you can see from the figure above, data transmission starts at the first falling edge of SCLK, and 8 bits of data are transferred in one clock cycle. In here, SPI0 is in used, and data is transferred by bits, MSB first.


TAG: Raspberry Pi RTC WatchDog Raspberry Pi PICO LoRa-HF Arduino 1.5inch LCD Laser 450nm 5W high precision module Adjustable focal length For Laser Carving / Laser 3D Printing Raspberry Pi 6.25 inch DSI Display MIPI LCD Capacitive TouchScreen 720x1560 Raspberry Pi RP2040 LoRa Raspberry Pi CM5 Compute Module 5 Development Kit With CM5104032 + Official Original IO Board + Case ESP32 ST7789 Raspberry Pi Pico 2 RP2350-Matrix Development Board 8×8 RGB LED Matrix QMI8658 6-Axis Sensor Raspberry Pi 5 DSI SC servo driver Raspberry Pi 5 Camera User Guide Raspberry Pi CM5 Mini Base IO Board NANO A Development For Compute Module 5 Raspberry pi Pico development board RP2040 Core A Based On Official RP2040 Dual Core Processor D-Robotics RDK X3 Development Board Horizon Sunrise Pi ARM Cortex-A53 5Tops 2GB/4GB RAM NVIDIA Jetson Orin Nano Developer Kit Official Original 8GB AI 40Tops For Embedded and Edge Systems JETSON-IO-BASE-A user Guid Raspberry Pi 5 UPS HAT E 4-Port For 21700-Li-Battery (NOT includ) 5V6A Uninterruptible Power Supply Windows Environment User Guide Raspberry Pi 5