• sales

    +86-0755-88291180

2.13inch e-Paper HAT (C)

Introduction


Note:
 The raw panel require a driver board, If you are the first time use this e-Paper, we recommend you to buy the HAT version or buy more one driver hat for easy use, otherwise you need to make the driver board yourself. And this instruction is based on the version with PCB or driver board.

212x104, 2.13inch E-Ink display HAT for Raspberry Pi, three-color, SPI interface


Interfaces

VCC3.3V
GNDGND
DINSPI MOSI
CLKSPI SCK
CSSPI chip select (Low active)
DCData/Command control pin (High for data, and low for command)
RSTExternal reset pin (Low for reset)
BUSYBusy state output pin (Low for busy)


Working principle


Introduction


This product is an E-paper device adopting the image display technology of Microencapsulated Electrophoretic Display, MED. The initial approach is to create tiny spheres, in which the charged color pigments are suspending in the transparent oil and would move depending on the electronic charge. The E-paper screen display patterns by reflecting the ambient light, so it has no background light requirement. Under sunshine, the E-paper screen still has high visibility with a wide viewing angle of 180 degree. It is the ideal choice for E-reading.


Communication protocol




Note: Different from the traditional SPI protocol, the data line from the slave to the master is hidden since the device only has display requirement.

  • CS is slave chip select, when CS is low, the chip is enabled.
  • DC is data/command control pin, when DC = 0, write command, when DC = 1, write data.
  • SCLK is the SPI communication clock.
  • SDIN is the data line from the master to the slave in SPI communication.

SPI communication has data transfer timing, which is combined by CPHA and CPOL.

  1. CPOL determines the level of the serial synchronous clock at idle state. When CPOL = 0, the level is Low. However, CPOL has little effect to the transmission.
  2. CPHA determines whether data is collected at the first clock edge or at the second clock edge of serial synchronous clock; when CPHL = 0, data is collected at the first clock edge.
  • There are 4 SPI communication modes. SPI0 is commonly used, in which CPHL = 0, CPOL = 0.

As you can see from the figure above, data transmission starts at the first falling edge of SCLK, and 8 bits of data are transferred in one clock cycle. In here, SPI0 is in used, and data is transferred by bits, MSB first.

TAG: R7FA4 PLUS B Development Board Based on R7FA4M1AB3CFM Compatible with Arduino UNO For R4 WiFi Laser 450nm 5W high precision module Adjustable focal length For Laser Carving / Laser 3D Printing Core1121 LoRa LR1121 HF LF SPI For Sub-GHz and 2.4GHz Raspberry Pi Mini Raspberry Pi 5 ABS Case Raspberry Pi 5 Active Cooler ESP32-C6 AI 1.54-inch e-Paper Ink Screen 1.54inch Display AIoT Development Board Deepseek RS232 to Ethernet 3.5 inch LCD Computer CPU GPU RAM Monitor PC USB Secondary Display Screen UART TTL To RS485 C Built-In Protection Circuits Raspberry Pi 5 AI kit Hailo8 26Tops PCIe to M.2 NVMe HAT Plus For Pi5 DDSM115 Direct Drive Servo Motor All-In-One Design Hub RS485 Motor ESP32 S3 LCD Development Board 1.3 inch Display 1.3inch Screen ST7789 240x240 Mini TV SD-Port QST QMI8658 Gyro Sensor LVGL For Arduino Pi 5 PCIe to M.2 Raspberry Pi 4 USB Audio WIFI Configuration Raspberry Pi Pico GPU Monitor Display BPI UNO Minima RA4M1 ZERO Tiny SuperMini R7FA4M1 Board Compatible With R4 For Arduino