• sales

    +86-0755-88291180

1.54inch e-Paper (B)

Introduction

Note: The raw panel require a driver board, If you are the first time use this e-Paper, we recommend you to buy the HAT version or buy more one driver hat for easy use, otherwise you need to make the driver board yourself. And this instruction is based on the version with PCB or driver board.

200x200, 1.54inch E-Ink display module, three-color, SPI interface


Interfaces

VCC3.3V
GNDGND
DINSPI MOSI
CLKSPI SCK
CSSPI chip select (Low active)
DCData/Command control pin (High for data, and low for command)
RSTExternal reset pin (Low for reset)
BUSYBusy state output pin (Low for busy)


Working principle

Introduction

This product is an E-paper device adopting the image display technology of Microencapsulated Electrophoretic Display, MED. The initial approach is to create tiny spheres, in which the charged color pigments are suspending in the transparent oil and would move depending on the electronic charge. The E-paper screen display patterns by reflecting the ambient light, so it has no background light requirement. Under sunshine, the E-paper screen still has high visibility with a wide viewing angle of 180 degree. It is the ideal choice for E-reading.

Communication protocol



Note: Different from the traditional SPI protocol, the data line from the slave to the master is hidden since the device only has display requirement.

  • CS is slave chip select, when CS is low, the chip is enabled.
  • DC is data/command control pin, when DC = 0, write command, when DC = 1, write data.
  • SCLK is the SPI communication clock.
  • SDIN is the data line from the master to the slave in SPI communication.

SPI communication has data transfer timing, which is combined by CPHA and CPOL.

  1. CPOL determines the level of the serial synchronous clock at idle state. When CPOL = 0, the level is Low. However, CPOL has little effect to the transmission.
  2. CPHA determines whether data is collected at the first clock edge or at the second clock edge of serial synchronous clock; when CPHL = 0, data is collected at the first clock edge.
  • There are 4 SPI communication modes. SPI0 is commonly used, in which CPHL = 0, CPOL = 0.

As you can see from the figure above, data transmission starts at the first falling edge of SCLK, and 8 bits of data are transferred in one clock cycle. In here, SPI0 is in used, and data is transferred by bits, MSB first.

TAG: Raspberry Pi Pico 2 RP2350-Tiny/Tiny-Kit Super Mini Board RP2350A Black Pi 5 PCIe to M.2 NVMe SSD Board Raspberry Pi Camera Case Raspberry Pi 5 PCIe FFC Connector to Standard PCIe x1 Slot (C) Expansion Board ESP32-S3 Mini Industrial USB TO 8CH TTL Converter USB to UART Multi Protection Circuits Multi Systems Raspberry Pi DSI Scr ESP32 C6 Development Board with 1.32inch AMOLED Display QSPI Interface WiFi 6 Audio Acquisition Deepseek ESP32-C6 1.64inch AMOLED Display Development Board 280×456 1.64 inch TouchScreen Raspberry Pi Pico rp2040 Display image 1.3inch LCD ST7789 change bmp to hex ESP32 Thermal imaging RS232 to RJ45 Raspberry Pi 5 LIR2032 ESP32-S3 1.69inch LCD Display With QST Attitude Gyro Sensor QMI8658C For Arduino Python MEGA2560 R3 Raspberry Pi Pico 2 Tiny RP2350B RP2350-Linux Mini Development Board with PSRAM-8MB Or Without PSRAM LCD Screen LuckFox Pico UART Raspberry Pi Pico ST7789