• sales

    +86-0755-88291180

2.9inch e-Paper (D)

Introduction


Note: The raw panel require a driver board, If you are the first time use this e-Paper, we recommend you to buy the HAT version or buy more one driver hat for easy use, otherwise you need to make the driver board yourself. And this instruction is based on the version with PCB or driver board. 296*128, 2.9inch flexible E-Ink display HAT for Raspberry Pi, SPI interface. Support partial refresh.


Interfaces


VCC3.3V
GNDGND
DINSPI MOSI
CLKSPI SCK
CSSPI chip select (Low active)
DCData/Command control pin (High for data, and low for command)
RSTExternal reset pin (Low for reset)
BUSYBusy state output pin (Low for busy)


Working principle


Introduction


This product is an E-paper device adopting the image display technology of Microencapsulated Electrophoretic Display, MED. The initial approach is to create tiny spheres, in which the charged color pigments are suspending in the transparent oil and would move depending on the electronic charge. The E-paper screen display patterns by reflecting the ambient light, so it has no background light requirement. Under sunshine, the E-paper screen still has high visibility with a wide viewing angle of 180 degree. It is the ideal choice for E-reading.




Note: Different from the traditional SPI protocol, the data line from the slave to the master is hidden since the device only has display requirement.

  • CS is slave chip select, when CS is low, the chip is enabled.
  • DC is data/command control pin, when DC = 0, write command, when DC = 1, write data.
  • SCLK is the SPI communication clock.
  • SDIN is the data line from the master to the slave in SPI communication.

SPI communication has data transfer timing, which is combined by CPHA and CPOL.

  1. CPOL determines the level of the serial synchronous clock at idle state. When CPOL = 0, the level is Low. However, CPOL has little effect to the transmission.
  2. CPHA determines whether data is collected at the first clock edge or at the second clock edge of serial synchronous clock; when CPHL = 0, data is collected at the first clock edge.
  • There are 4 SPI communication modes. SPI0 is commonly used, in which CPHL = 0, CPOL = 0.

As you can see from the figure above, data transmission starts at the first falling edge of SCLK, and 8 bits of data are transferred in one clock cycle. In here, SPI0 is in used, and data is transferred by bits, MSB first.


TAG: ESP32 S3 Development Board 1.46 inch Round LCD 1.46inch Display 412x412 QMI8658 Sensor / MIC / SD /MP3 Audio /Battery Port LVGL/HMI For Arduino CV1800B USB camera 5MP IMX335 No Distortion Raspberry Pi 5 PD Activation Module ESP32 ST7789 configuration 1.54inch OLED user guide Secondary Screen ESP32 S3 Development Board 1.47 inch LCD Touch Screen 1.47inch Display 172×320 SD AXS5106L JD9853 RP2040 UGV Rover ROS2 PT AI OpenCV Robot Car MediaPipe For Jetson Orin Nano ESP32 S3 Development Board 2.1 inch Round Rotary Knob LCD Smart Screen 2.1inch Display 480x480 LVGL for Arduino Raspberry Pi CM5 IO BASE A Mini Board a Base Development Platform Compute Module 5 IO Board Serial UART Bus Servo ST3215 30KG.CM/19.5KG.CM Magnetic Encoder 360° High Precision And Large Torque ESP32-S3 SIM7670G 4G Development Board With Camera LTE Cat-1/4G/GNSS/GPS Global Band Portable WIFI Raspberry Pi CM5 Official Original IO Board a Base Development Platform Compute Module 5 IO Board Milk-V Duo RJ45 Jetson 3.5inch RPi LCD (A) Manual Configuration Raspberry Pi 5 ESP32 C3 MINI TV