• sales

    +86-0755-88291180

2.9inch e-Paper Module

Introduction


Note:
 The raw panel require a driver board, If you are the first time use this e-Paper, we recommend you to buy the HAT version or buy more one driver hat for easy use, otherwise you need to make the driver board yourself. And this instruction is based on the version with PCB or driver board.

296x128, 2.9inch E-Ink display module, SPI interface

Interfaces


VCC3.3V
GNDGND
DINSPI MOSI
CLKSPI SCK
CSSPI chip select (Low active)
DCData/Command control pin (High for data, and low for command)
RSTExternal reset pin (Low for reset)
BUSYBusy state output pin (High for busy)


Working principle


Introduction


This product is an E-paper device adopting the image display technology of Microencapsulated Electrophoretic Display, MED. The initial approach is to create tiny spheres, in which the charged color pigments are suspending in the transparent oil and would move depending on the electronic charge. The E-paper screen display patterns by reflecting the ambient light, so it has no background light requirement. Under sunshine, the E-paper screen still has high visibility with a wide viewing angle of 180 degree. It is the ideal choice for E-reading.


Communication protocol




Note: Different from the traditional SPI protocol, the data line from the slave to the master is hidden since the device only has display requirement.

  • CS is slave chip select, when CS is low, the chip is enabled.
  • DC is data/command control pin, when DC = 0, write command, when DC = 1, write data.
  • SCLK is the SPI communication clock.
  • SDIN is the data line from the master to the slave in SPI communication.

SPI communication has data transfer timing, which is combined by CPHA and CPOL.

  1. CPOL determines the level of the serial synchronous clock at idle state. When CPOL = 0, the level is Low. However, CPOL has little effect to the transmission.
  2. CPHA determines whether data is collected at the first clock edge or at the second clock edge of serial synchronous clock; when CPHL = 0, data is collected at the first clock edge.
  • There are 4 SPI communication modes. SPI0 is commonly used, in which CPHL = 0, CPOL = 0.

As you can see from the figure above, data transmission starts at the first falling edge of SCLK, and 8 bits of data are transferred in one clock cycle. In here, SPI0 is in used, and data is transferred by bits, MSB first.


  • e-Paper HAT Codes description

  • e-Paper HAT Hardware/software setup
  • TAG: CM4 OpenWrt Tutorial Raspberry Pi 5 TTL Arduino MLX90640 ESP32 1.9inch LCD Raspberry Pi CM5 IO BASE B Mini Board a Base Development Platform Compute Module 5 IO Board with EEPROM And Encryption chip ESP32 C3 Mini Raspberry Pi 6.25 inch DSI Display MIPI LCD Capacitive TouchScreen 720x1560 DDSM115 Direct Drive Servo Motor All-In-One Design Hub RS485 Motor Raspberry Pi 24.5 inch Type C/HDMI 2K Display 24.5inch Screen 2560x1440 Computer PC Phone For Xbox/PS4/Switch Multi Protection Raspberry Pi 5 PCIe to M.2 NVMe SSD Adapter Board HAT Raspberry Pi CM5 Compute Module 5 Development Kit With CM5104032 + Official Original IO Board + Case Raspberry Pi Pico 2 RP2350/RP2040 W5100S-EVB-Pico W6300-EVB-Pico2 Ethernet Development Board ETH RJ45 ESP32-C6 WiFi 6 Development Board ESP32-C6-MINI-1Support WiFi6 Bluetooth5 Zigbee Thread Raspberry Pi 5 RTC Battery RP2040 Raspberry Pi RP2040 Long-Rang Raspberry Pi Pico 7inch DVI LCD Milk V RP2040 LoRa